Qorvo QPG6200L Development Kit 01

From SEGGER Knowledge Base [STAGING]
Jump to navigation Jump to search

This article describes specifics for the Qorvo QPG6200L development Kit 01 evaluation board.
The board consist of the following boards:

  • IoT Carrier Board (GP20345)
  • QPG6200L radio board (GP20212)

Preparing for J-Link

  • Power the board via USB-C (J35).
  • Connect the J-Link to Cortex Debug In (J21) or Cortex Debug+ETM In (J18).
Note:
Attention J-Link Pin 17 has to be connected to Pin 7 of J21 or J28 (QPG6200 GPIO5/PROG_ENn)
  • Disable the onboard debugger (J-Link OB) via shorting J22 and switch to the external debugger input connector by shorting J15.
  • Verify the Connection with e.g. J-Link Commander. The output should look as follows:

Retrieved from "https://kb.segger.com.staging.segger-sys.de/index.php?title=Qorvo_QPG6200L_Development_Kit_01&oldid=31830"